One of the key challenges in 3D Stacked-ICs (3D-SIC) is to guarantee high product quality at minimal cost. Quality is mostly determined by the applied tests and cost trade-offs. Testing 3D-SICs is very challenging due to several additional test moments for the mid-bond stacks, i.e., partially created stacks.
Introduction
The potential benefits that 3D Stacked ICs (3D-SICs) offer is leading to an escalation of research and work both in academy and industry [6, 9, 11, 14-16, 20, 21] . The feasibility to stack dies allows long wires that normally cover long distances to be mapped on Trough-Silicon-Vias (TSVs). TSVs are holes that go through the silicon substrate filled with a conducting material. TSVs reduce the interconnect distance between stacked dies. This lowers the latency and power dissipation in such connections. Moreover, the incorporation of possibly heterogeneous dies results in a high transistor density at a smaller footprint. The ability to place the TSVs anywhere on the surface of the chip allows the establishment of high bandwidth communication between dies [6] .
Wafer-to-Wafer (W2W), Die-to-Wafer (D2W) and Die-to-Die (D2D) bonding [9] are the existing methods that could be employed in order to manufacture 3D-SICs. W2W bonding leads to highest throughput, as dies are processed in parallel at wafer level, and makes the manufacturing of tiny dies feasible [9] . Regarding yield, D2W and D2D are superior, due to the opportunity to apply Known-Good-Die (KGD) testing [9] . This paper focuses on D2W stacking as it is currently the most relevant stacking approach in industry.
Testing for manufacturing defects is required to satisfy the required product quality. In addition to the traditional defects that may occur during processing of planar wafers, new faults inherent to the 3D processes have to be considered. Good tested dies in the pre-bond test phase could get corrupted during the stacking. Typical sources of die failures during stacking include the processing steps involved in thinning, bonding, as well as TSV failures such as misalignments and opens [10] . If it is known beforehand that a particular stack is corrupted, silicon, stacking and bonding costs can be prevented for the successive dies that have to be stacked. The number of test moments, both for interconnects as well as dies, increases significantly during stacking. Pre-bond tests prevent corrupted dies from entering the stack, while post-bond tests verify the correctness of the dies and interconnects for the stack. To guarantee high 3D-SIC product quality at low cost, appropriate test flows need to be developed that take the different test phases (e.g. pre-bond testing, post-bond testing, etc.) into consideration.
This paper introduces a framework of test flows and analyzes the impact of such test flows on the overall cost of D2W based 3D-SIC. An appropriate cost model is developed to accurately evaluate the impact of the test flows while considering different process parameters such as stack size, die yield, etc.
The remainder of the paper is organized as follows. Section 2 introduces the test flow framework. Section 3 describes the cost model. Section 4 describes the simulation setup. Section 5 presents the simulation results and discusses them. Section 6 concludes the paper.
Test Flow Framework
This section presents first the differences between 2D and 3D test flows and shows that for 3D many test moments are possible. These test moments are thereafter compiled into a framework of test flows.
2D Versus 3D Test Flow
A conventional 2D test flow for planar wafers is depicted in Fig. 1a Note that in total there are 2 · n different test moments. Depending on whether one or more companies are involved in the manufacturing of 3D-SICS, different requirements can be set for the pre-bond wafer test quality [12] . If the wafers are produced by one or more companies and the final 3D-SIC product is processed and manufactured by another company, a high prebond wafer test quality (e.g. a KGD) often is agreed upon. If a KGD contract is in place, high-quality prebond testing is required. If such a contract is not in place, the pre-bond test quality is subject to optimization. This means, there is not only the option to perform pre-bond testing or not, but also to perform prebond testing at a higher or lower test quality. Faulty undetected dies can be detected in a later stage, e.g., in higher quality final tests. Similarly, high quality midor post-bond tests (Known-Good-Stack tests) can be applied.
3D Test Flow Framework
The test flow framework for 3D D2W stacking can be extracted from the test flow moments depicted in Fig. 1b . Depending on whether no or at least one test is performed at each possible test moment, we can distinguish 2 2n possible test flows out of 2n test moments. This number will further increase if we consider that tests at each phase may target different faults; e.g., if we assume that T mi may test (1) one or more interconnects, (2) one or more dies, (3) a combination of (1) and (2), or (4) none, then the number of possibilities for T mi will be 4 n−2 . This increases the number of test flows from 2 2n to 2 n (T pr ) × 4 n−2 (T mi ) × 2 (T po ) × 2 (T f i ) = 2 3n−2 . It is clear that considering all 'theoretical' possible test flows will result in an unmanageable space. Therefore, realistic assumptions have to be made in order to create a clear overview (without loss of generality) for the work presented in this paper. Our assumptions consist of the following.
1.
A linear stacking approach is assumed, i.e., dies are stacked sequentially in a bottom-up approach starting from the bottom wafer. During stacking, it is assumed that only the top two dies and the interconnect between them could be corrupted; they are assumed to be defect-prone to stacking/bonding steps like heating, thinning, pressure. 2. All die tests are identical; a similar assumption applies to all interconnects.
3.
Each test flow has to guarantee that a 3D-SIC is fault free before it is packaged to prevent unnecessary assembly and packaging cost. The test phases 'T pr +T mi +T po ' test each die and each interconnect of the SIC at least once. 4. The final test in T f i is a complete test, i.e., all dies and interconnects are tested.
Because of Assumption 1, T mi will test only for one of the following:
-Only for the interconnect between the top dies (i t = top interconnect). -Only for the top dies (d t = dies top).
-For both the top interconnect and top dies (i t d t ).
-none (n).
This results into T mi ∈ {i t , d t , i t d t , n}. Table 1 shows the test flow framework of all possible test flows based on the above assumptions. The first column denotes the two possibilities for T pr (prebond test), either it is performed ('y') or not ('n'). The second column gives the four possible values of
n}. The last column lists the different In order to satisfy Assumption 3 (a fault-free 3D-SIC prior to packaging) T po is limited to the following values: Each possible test flow is given a name in the table; e.g., TF1 denotes a test flow based on no T pr , no T mi and T po = i a d a . There are eight test flows in total, i.e., TF1 to TF8.
To provide more insight into the different test flows and their impact on the total 3D-SIC cost, we consider the example shown in Fig. 2 . It consists of three SICs with n = 3 layers each. For simplicity, it is assumed that all dies in the pre-bond phase were manufactured with 100% yield and that two faults occurred during stacking of Layer 2 on the bottom layer, one in SIC2 and one in SIC3. In SIC2, a fault occurred in the interconnects between the bottom die (i.e., Layer 1) and the die at Layer 2 (e.g., due to misaligned TSVs), while in SIC3 a defect occurred in Layer 2 (e.g., due to thinning). It is assumed that during the mid-bond and post-bond tests, first interconnects are tested, followed by the dies in bottom up order. Table 2 shows the impact of four test flows TF1, TF2, TF3 and TF4 on three different cost factors: manufacturing, test, and packaging. Each entry in the table is composed of four numbers, associated with SIC1, SIC2 and SIC3 respectively, followed by their sum. The manufacturing, test and packaging costs for the three 3D-SICs are explained next.
The manufacturing cost is considered to include the number of used dies (the second column of the table) and the number of stacking operations that are per-formed (the third column of the table). For example, in TF1 only T po = i a d a is performed (see Table 1 ); therefore this will result in: (a) stacking of three dies per 3D-SIC, hence 3 + 3 + 3 = 9 dies, and (b) two stacking operations per SIC, thus a total of 2 + 2 + 2 = 6 stacking operations.
The test cost is classified according to the test phases defined in Section 2.1; i.e., pre-bond wafer tests T pr , mid-bond tests T mi , post-bond tests T po and final tests The packaging cost is given in the last column of Table 2 . Because of Assumption 3, the packaging cost is the same for all the four test flows. Only SIC1 will be packaged, while the other two SICs will be discarded. Table 3 summarizes the cost required to manufacture and test the three 3D-SICs. The table clearly shows the TF1  9  6  5  5  TF2  8  5  5  5  TF3  8  5  9  3  TF4  7  4  6  4 cost trade-off between manufacturing and testing. For example, TF1 requires the manufacturing of nine dies and needs six stacking operations at a test cost of testing five dies and five interconnects. On the other hand, TF4 requires the manufacturing of seven dies and needs four stacking operations, at a test cost of six dies and four interconnects. Choosing the test flow resulting in optimal overall cost needs the evaluation of all possible test flows using an appropriate generic cost model; the latter is given in the next section.
Cost Model
To evaluate the impact of the different test flows on the overall 3D-SIC cost, an appropriate generic cost model is built. Figure 3 shows a diagram of this cost model; it considers three major input classes [19] : The cost model is able to evaluate each test flow and calculates the overall 3D cost per test flow. In addition, it also determines the share of the test cost as compared to the overall cost. In fact, the model performs more elaborate and comprehensive calculations and analysis of those explained in the example of Section 2.2. The model has, for example, the ability to evaluate parallel testing of dies and it can handle more test flows than those described in Table 1 . The model collects statistical data (in our case based on 1,000 wafers) while considering the different costs. The monitored data includes e.g., the number of used dies, the number of stacking/bonding operations, the number of packaged SICs, the number of tests performed (for dies and interconnect), etc.
Since the purpose of this work is to investigate the impact of different test flows rather than to observe the impact of different manufacturing processes (e.g., transistor feature size, TSV via-first or via-last, Face-to-Face or Back-to-Face bonding orientation, the number of TSVs etc.), the manufacturing costs are assumed to be constant; these will be discussed in Section 4.1. However, the test cost strongly depends on other parameters like die yield, interconnect yield, stacking yield, number of stacked layers, etc. These parameter are described in Section 4.2.
Simulation Setup
In order to appropriately perform simulations, different input parameters of the cost model have to be defined. These parameters are classified into fixed and variable ones.
Fixed Parameters
The fixed parameters of each of the input classes are given next.
Manufacturing Cost It includes wafer cost, costs required for wafer processing, TSV fabrication and 3D stacking/bonding. For wafers and their processing, we used the cost models of [17] and [4] ; the total price of a 300 mm wafer is estimated at approximately $2,779. The model in [17] considers a variety of costs, including installation, maintenance, lithography and material. For TSV fabrication, the work of EMC-3D consortium [18] is used; the cost to fabricate 5 μm TSVs in a single wafer is assumed to be $190 and these cost are additive to the wafer cost. We assume the cost of manufacturing TSVs to be 60% of the 3D stacking process cost [22] .
Test Cost This cost is related to tests and test flows. To estimate the test cost per die, the model in [3] is used; it includes depreciation, maintenance and operating cost and assumes five ATE machines operating simultaneously. The derived test cost equals 3.82 $cent/second per die. Assuming a test time of 6 seconds per die, the test cost will be $0.23 per die. To estimate the interconnect test cost, a ratio of 1:100 between the test time of dies and interconnects is assumed (as in [23] ).
Packaging Cost
The packaging cost for 3D SICs used in our model is based on oral conversations with Boschman BV [2] and DIMES [8] . The costs are comprehensive and include machine, maintenance, labor and material cost.
Variable Parameters
Several variables, either related to manufacturing or test, have a large impact on the overall cost picture of 3D-SICs. Examples of the former are die yield, stack size, number of dies per wafer, stack yield, etc; and examples of the latter are fault coverage, test order, etc.
The default values of the parameters used in our cost model are described next and are depicted in Fig. 3 . In the remainder of this paper, these default parameters (depicted in Fig. 3 ) are referred to as the reference process.
Manufacturing The die yield is based on the stacking process in [23] , where a standard 300 mm diameter wafer is used with an edge clearance of 3 mm. This work assumes a defect density of d 0 = 0.5 defects/cm 2 and a defect clustering parameter α = 0.5. With a die area A = 50 mm 2 , the number of Gross Dies per Wafer (GDW) are estimated to be 1,278 [7] . With the negative binomial formula for yield, a die yield of Y D = (1 + A·d 0 α ) −α = 81.65% is expected [3] . For the stack size we assume a default stack size n = 5. The stacking yield is composed of two parameters: the interconnect (TSV) yield Y I NT and the stacked-die yield Y SD . In our simulations, the interconnect yield Y I NT is considered to be 95%. For the good dies that enter the stack, a small probability exists that they get corrupted during stacking; this is modeled by the stacked-die yield Y SD and is assumed to be 95% as well. Several research works assume a complete stack yield of approximately 95% [1, 23] .
Test The order of testing is performed sequentially, bottom-up, starting first with the interconnects fol-lowed by the dies. In this work, we consider only the eight test flows defined in Table 1 for evaluation and analysis. A fault coverage of 100% is assumed for both dies and interconnect.
Simulation Results
In this section, we measure the impact of the test flows defined in Table 1 by using the cost model depicted in Fig. 3 . We investigate not only the impact of the test flows on the overall cost, but also the share of test cost as compared with test, manufacturing and packaging; this will be performed for different die yields and stack sizes. The following experiments have been conducted:
1. Impact of stack size In this experiment, the impact of different test flows and the share of test cost will be investigated while considering different stack sizes n: 2 ≤ n ≤ 6. 2. Impact of die yield Similar experiment as the previous one, but now by having a fixed stack size of n = 5, and variable die yield Y D : 60%≤ Y D ≤ 90%. 3. Impact of stack yield In this case, the reference process is used (e.g., n = 5, Y D = 81.65%, etc.), but the stack yield is varied; this yield consists of interconnect yield Y I NT and stacked-die yield Y SD : 91%≤ Y I NT , Y SD ≤ 99%. Figure 4 depicts the relative overall 3D-SIC cost of the test flows for a stack size between 2 ≤ n ≤ 6. Here, the 3D cost for each test flow is normalized to the 3D cost of TF1 for each stack size. For n = 2, test flows TF1, TF2, TF3 and TF4 result in equal cost; the same thing applies to test flows TF5, TF6, TF7 and TF8. The reason is that in this case, the test flows are the same -Test flows with pre-bond tests significantly reduce the overall cost. The larger the stack size n, the larger the reduction. -TF8 is the most cost-effective test flow irrespective of n. The bars with black tops represent the test flows with the lowest costs per layer. For n = 2, TF5 until TF8 result in same cost. -TF2 has a marginal impact on the cost reduction irrespective of n. This is because TF2 neither performs pre-bond tests nor die tests during the midbond phase. This is not the case for TF3 and TF4, as they both test for dies in the mid-bond phase. -While test flow TF2 results in higher cost than test flow TF3, the reverse occurs for the test flows TF6 and TF7. Note that TF1 and TF3 are similar to TF6 and TF7, respectively, except that TF6 and TF7 also include pre-bond testing. In case of TF6 and TF7 only good dies will be stacked. Hence, it is cost-wise cheaper to test the interconnects (TF6) than to re-test the dies (TF7) during the mid-bond phase. Nevertheless, testing both interconnects and dies during the mid-bond phase is the most costeffective test flow (i.e., TF8). Figure 5 gives a different representation of Fig. 4 , it breaks down the cost into manufacturing, test and packaging cost. In addition to the conclusions drawn from Figs. 4 and 5 shows that the share of packaging cost decreases as the stack size increases, while the test share increases with larger stack sizes. For test flow TF8, the test share is 15.4% for a stack size of n = 2, while this ratio increases to 20.6% for a stack size of n = 6. It is worth noting that although TF8 has the highest test cost share, it results in the lowest overal 3D-cost.
Impact of Stack Size
To get more insight into the impact of test flows and the cost break down, we will zoom on the case of the reference process. Figure 6 shows the overall cost normalized to TF1 for the eight test flows. TF3 results in an overall cost which is 74.27% of that of TF1. Since the stack yield is assumed to be much higher than the die yield, test flow TF3 (test for dies during the midbond phase) results in a lower cost than TF2 (test for interconnects only during the mid-bond phase). The reverse occurs for the test flows TF6 and TF7. Test flow TF8 is able to reduce the cost by 57.34% compared to TF1 (that considers only post-bond tests) and 6.7% as compared to test flow TF5 (that contains pre-bond and post-bond tests). Figure 7 plots the breakdown of the 3D cost for the reference process. For each test flow, the shares of test, manufacturing and packaging are depicted. From the Figs. 7 and 5 the following can be concluded: -The manufacturing cost is the most dominant cost factor for each test flow. However, the absolute Figure 9 gives the cost breakdown for the reference process and for 30% ≤ Y D ≤ 90%. For each Y D , the overall costs are normalized to TF1. Within each bar, the share of test, manufacturing and packaging are depicted. The figure clearly reinforces the conclusions previously drawn from Fig. 8 . For example, test flows with pre-bond tests (TF5 to TF8) result in the lowest overall cost irrespective of the value of the die yield; the cost difference with test flows without pre-bond test becomes more significant for lower yields. In addition, the figure reveals that TF8 results into the lowest overall cost in all cases, and that the test cost and packaging cost shares increases as the yield increases. The test and packaging share increase from 13 and 2%, respectively, for a die yield of 30%, to 20 and 5%, respectively, for a die yield of 90%. This figure also clarifies the importance of mid-bond tests; test flows with mid-bond tests result in lower cost. For example, TF8 results in 7% lower overall cost as compared to TF5; note that TF8 and TF5 are the same except that TF8 also consists of mid-bond tests. Figure 10 depicts the overall 3D cost versus stacked yield (i.e., interconnect Y I NT and stacked-die Y SD ) for the test flows. In the figure, Y I NT and Y SD are set to either 91 and 99%. The 3D cost of the flows are normalized to the cost of TF1 for each different stack yield. The bars with black tops present test flows resulting in optimal overall cost per stacking yield. For example, for a stack yield of [Y I NT , Y SD ] = [0.99, 0.99], TF6 is the most cost-effective test flow.
Impact of Stack Yield
From the figure we conclude that TF6 and TF8 are the most cost-effective test flows. If Y SD is very high (i.e., 99%), then TF6 is the best as it tests only for interconnect. However, in case Y SD = 91%, TF8 performs better, since it tests for dies during the mid-bond phase. Therefore, it is able to prevent unnecessary stacking of dies in faulty partial stacks. Figure 11 shows the breakdown of the 3D cost. The higher the stack yield, the higher the test and packaging shares. For example, for TF8 the test and packaging shares are 19 and 4% respectively for a stack yield [Y I NT , Y SD ] = [91, 91%], while this increases to 21 and 6% for a stack yield of [Y I NT , Y SD ] = [99, 99%].
Conclusion
This paper investigated the impact of several 3D test flows on the total 3D cost in D2W stacking. It introduced a framework of test flows for 3D testing; each flow is based on a combination of tests applied at four test moments, i.e., the pre-bond wafer test, the midbond stack test, the post-bond test and the final test. A cost model that considers manufacturing, test and packaging cost is presented in order to evaluate the impact of different test flows on the overall cost.
The simulation results showed that the manufacturing cost is the most dominant in 3D stacking and strongly depends on the selected test flow. In addition, they revealed that test flows with pre-bond testing significantly reduced the overall cost. Mid-bond tests contributed to further cost savings. Although the share of test cost increases for such flows, the overall cost is significantly reduced. The cost saving increase with lower die yields and larger stack sizes. The conclusion of the paper indicates that in order to manufacture 3D-ICs at optimum cost, any DFT has to consider not only the infrastructure for pre-bond tests, but also for midbond tests for both dies and interconnects.
